From the breakdown voltage distribution (Fig. 3) , it is found that only CF+ pre-treatment process has larger breakdown voltage. According to previous study [4], CF4 pre-treatment process can incorporate large amounts of fluorine at the silicon surface and improve the dielectric strength. Fig. 4 
To continue the constant field-scaling trend of MOS technology, the gate oxide thickness needs to be scaled down to 3 nm and below U,zl.In order to reduce the direct tunneling current through the gate oxide, introducing thicker gate dielectric films with high dielectric constant is required. However, high-k materials such as TiO2 have problems associated with interfacial layer formation at the high-k/Si interface [3] and inter-diffusion between Si and high-k materials. Forming a high-k interfacial barrier layer is a key issue for high-k insulator fabrication. In our study, we would investigate several pre-deposition processes to serve as high-k interfacial barriers. A novel and simple process, CFa pre-treatment, was proposed to improve the elecffic characteristics of the high-k TiOz film.
Experiment
Standard MIS capacitors with TiO2 gate dielectric were fabricated on p-type <100> wafers. Table I From the breakdown voltage distribution (Fig. 3) 
